



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/905,187	07/12/2001	Richard C. Eden	IS9-018	3067

21567 7590 12/17/2003  
WELLS ST. JOHN P.S.  
601 W. FIRST AVENUE, SUITE 1300  
SPOKANE, WA 99201

EXAMINER

FARAHANI, DANA

ART UNIT PAPER NUMBER

2814

DATE MAILED: 12/17/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/905,187

Applicant(s)

EDEN ET AL.

Examiner

Dana Farahani

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 10 September 2003.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-37 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-37 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All   b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)                      4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)                      5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_                      6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1 and 3-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara et al., hereinafter Sugawara (U.S. Patent 4,794,441), previously cited in view of Grant et al., hereinafter Grant (U.S. Patent 6,278,199), newly cited.

Sugawara discloses in figure 6 an integrated circuitry comprising a monolithic semiconductor substrate (not explicitly shown, but inherent to the circuit. See column 7, lines 4-21); a plurality of field effect transistors, hereinafter FET, G1 and G2, formed having plurality of electrical contacts including plurality of gate contacts (where the letter G is written), connected to each other, and a plurality of power contacts including source contacts and drain contacts, wherein the FETs are coupled in parallel with one another to form a power semiconductor switching device and wherein respective ones of the power contacts of the FETs are coupled in common with one another, as can be seen in the figure; and auxiliary circuitry, that is the circuitry which comprises elements 1, 5, 9, 14, 15, and 20, formed and coupled with at least one of the FETs, G2, further providing control signals to the gates. Also, note that Switch 1 could be said to be a convert power controller, a zero-current switching/time circuit, and a load protection circuit.

Sugawara does not disclose a plurality of 5000, or more, transistors in parallel.

Grant discloses in figure 1 a plurality of large numbers of parallel FETs in order to make a switch module (see the explanation in column 4). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a large number of parallel FETs in the Sugawara reference in order to make a switching module capable of handling a large current surge. Although, Grant does not disclose explicitly 5000, or more, transistors are connected in parallel, it would have been obvious to one having ordinary skill in the art at the time of the invention to define an exact number of the FET transistors, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

3. Claims 2, 12, 13, 15-17, 19-27, 30, 32, 34, and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara in view of Grant, as applied to claim 1 above, and further in view of Kremlev et al., hereinafter Kremlev (U.S. Patent 4,175,240), previously cited.

Regarding claims 2, 12, 13, 15-17, 19-26, 30, 32, 34, and 36, Sugawara in view of Grant does not expressly disclose planar field effect transistors and CMOS devices are used in the device. Kremlev teaches at column 3, lines 51-62 that planar FET transistors are used as switching transistors. Therefore, it would have been within the level of ordinary skill in the art to use planar field effect transistors, since it is well known in the art that planar FETs are commonly used as switching transistors.

Regarding claim 27, although not shown in the figure, but if it was shown the in the detailed image of the transistors in the substrate the source and drains would be adjacent to the surface (in the Sugawara reference).

4. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara as applied to claim 12 above, and further in view of Grant and Kremlev, further in view of Fujii (U.S. Patent 5,652,183), previously cited.

Sugawara in view of Grant and Kremlev discloses the limitation in claim 18 except for the auxiliary circuitry comprises a CMOS device. Fujii discloses at column 1, lines 25-34, the advantages of CMOS structures, which are well known in the art, such as faster speed and occupying less chip area. Therefore, it would have been within the level of ordinary skill in the art to use a CMOS transistor instead of bipolar one used in Sugawara in view of Grant and Kremlev, since CMOS transistors can perform the same function as bipolar ones, but they occupy less space on the semiconductor chip structure and are faster.

5. Claims 31, 33, 35 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara in view of Grant and Kremlev, as applied to claim 1 above, and further in view of Umeda et al., hereinafter Umeda (U.S. Patent 5,608,616), previously cited.

Sugawara in view of Grant and Kremlev discloses the limitation in the claims, as discussed above, except for only n-channel transistors.

Umeda discloses in figure 5 power transistors in form of n-type transistors only, connected in parallel (see column 8, lines 52-63). Therefore, it would have been

obvious to one of ordinary skill in the art at the time of the invention to use the teachings of Umeda in the structure of Sugawara in view of Grant and Kremlev since n-type transistors are faster than p-type transistors.

### ***Response to Arguments***

6. Applicant's arguments with respect to the rejected claims have been considered but are moot in view of the new grounds of rejection.

Briefly reciting, applicants argue that there is no teaching in the Sugawara reference of a large number of transistors that can withstand a large current. Note that this limitation can be found in the newly cited reference, Grant, as discussed above.

### ***Conclusion***

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (571)272-1706. The examiner can normally be reached on M-F 8:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703)306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular and After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

D. Farahani



SU